Title: A High Speed Memory Interface System and Method
Docket #: CYPR-CD01080
Inventor(s): Gabriel Li
Serial #: 10/032,248
Filing Date: 12/21/01
1/6

FIGURE 1

Title: A High Speed Memory Interface System and Method
Docket #: CYPR-CD01080
Inventor(s): Gabriel Li
Serial #: 10/032,248
Filing Date: 12/21/01
2/6

FIGURE 2

Title: A High Speed Memory Interface System and Method
Docket #: CYPR-CD01080
Inventor(s): Gabriel Li
Serial #: 10/032,248
Filing Date: 12/21/01
3/6

FIGURE 2 (CONT.)

300

Title: A High Speed Memory Interface System and Method
Docket #: CYPR-CD01080
Inventor(s): Gabriel Li
Serial #: 10/032,248
Filing Date: 12/21/01

4/6

FIGURE 3

Title: A High Speed Memory Interface System and Method
Docket #: CYPR-CD01080
Inventor(s): Gabriel Li
Serial #: 10/032,248
Filing Date: 12/21/01
5/6

400

MEMORY MODULE **420**

MEMORY MODULE **410**

MEMORY MODULE **430**

MEMORY INTERFACE **470**

SYSTEM CONTROLLER **490**

MEMORY MODULE **440**

MEMORY MODULE **450**

MEMORY MODULE **460**

FIGURE 4

Title: A High Speed Memory Interface System and Method
Docket #: CYPR-CD01080
Inventor(s): Gabriel Li
Serial #: 10/032,248
Filing Date: 12/21/01
6/6

500

ENGAGING IN SERIAL COMMUNICATIONS AT A FIRST RATE
WITH A SYSTEM MEMORY CONTROLLER.
510

EXECUTING PARALLEL COMMUNICATIONS WITH A MEMORY
ARRAY AT A SECOND RATE.
520

CONFIGURING THE INFORMATION IN PROPER ALIGNMENT
FOR COMMUNICATION BETWEEN SERIAL SYSTEM
CONTROLLER SIGNALS AND PARALLEL MEMORY ARRAY
SIGNALS.
530

FIGURE 5